

Statement of Volatility – Dell PowerEdge R620

Dell PowerEdge R620 contains both volatile and non-volatile (NV) components. Volatile components lose their data immediately upon removal of power from the component. Non-volatile components continue to retain their data even after the power has been removed from the component. Components chosen as user-definable configuration options (those not soldered to the motherboard) are not included in the Statement of Volatility. Configuration option information (pertinent to options such as microprocessors, remote access controllers, and storage controllers) is available by component separately. The following NV components are present in the PowerEdge R620 server.

Item	Non- Volatile or Volitile	Quantity	Reference Designator	Size
Planer				
PCH Internal CMOS RAM	Non-Volatile	1	U_PCH	256 Bytes
BIOS SPI Flash	Non-Volatile	1	U_SPI_BIOS	8 MB
iDRAC SPI Flash	Non-Volatile	1	U_IDRAC_SPI	4 MB
BMC EMMC	Non-Volatile	1	U_EMMC	4 GB
CPU Vcore and VSA Regulators	Non-Volatile	2	U11, U12	4.25 KB
System CPLD RAM	Volatile	1	U_CPLD	1 KB
System Memory	Volatile	Up to 12 per CPU	CPU<2:1>_CH<3:0>_D<2:0>	Up to 32GB per DIMM
Internal USB Key	Non-Volatile	Up to 1	N/A	Varies (not factory installed)
Trusted Platform Module (TPM)	Non-Volatile	1	U_TPM	128 Bytes
Power Supplies				
PSU FW	Non-Volatile	1 per PSU	Varies by part number	Up to 2MB. Varies by part number
4x2.5" Backplane				
SEP internal flash	Non-Volatile	1	U2(SEP)	Flash:32KB + 4KB EEPROM: 1KB
8x2.5" Backplane				
SEP internal flash	Non-Volatile	1	U3(SEP)	Flash:32KB + 4KB EEPROM: 1KB

10x2.5" Backplane				
Flash memory	Non-Volatile	1	U4(FW)	32 Mb
Expander FRU image	Non-Volatile	1	U16(FRU for Expander)	512 Bytes
BP FRU image	Non-Volatile	1	U12(FRU for 10HDD BP)	256 Bytes
PCle SSD Backplane				
SEP internal flash	Non-Volatile	1	U4(SEP for SSD), U5(SEP for 4HDD)	Flash:32KB + 4KB EEPROM: 1KB
H710, H810, H710M PERCs	S			
NVSRAM	Non-Volatile	1	U1033	128KB
FRU	Non-Volatile	1	U1019	256B
1-Wire EEPROM	Non-Volatile	1	U1004	128B
SPD	Non-Volatile	1	U22	256B
SBR	Non-Volatile	1	U1020	8KB
SPI Flash	Non-Volatile	1	U1055	2MB
Flash	Non-Volatile	1	U1031	16MB
ONFI Backup Flash	Non-Volatile	1	U4	4GB
SDRAM	Volatile	5	U1043-U1047	512MB/1GB
H310, H310M PERCs				
NVSRAM	Non-Volatile	1	U500	128KB
FRU	Non-Volatile	1	U504	256B
1-Wire EEPROM	Non-Volatile	1	U15	128B
SBR	Non-Volatile	1	U503	8KB
Flash	Non-Volatile	1	U3	16MB
PCIe SSD Extension Card				
Switch Configuration EEPROM	Non-Volatile	1	U2	256B
IDSDM				
SPI Flash	Non-Volatile	1	U9	8MB
MCU	Non-Volatile	1	U7	256KB

H	T /		I B
Item	Type (e.g. Flash PROM, EEPROM)	Can user programs or operating system write data to it during normal operation?	Purpose? (e.g. boot code)
Planer			
PCH Internal CMOS RAM	Battery-backed CMOS RAM	No	Real-time clock and BIOS configuration settings
BIOS SPI Flash	SPI Flash	No	Boot code, system configuration information, UEFI environment, Flash Disceptor, ME
iDRAC SPI Flash	SPI Flash	No	iDRAC Uboot (bootloader), server managent persistent store (i.e. IDRAC MAC Address, iDRAC boot variables), lifecycle log cache, virtual planar FRU and EPPID, rac log, System Event Log, JobStore, iDRAC Secure Boot Code,
BMC EMMC	eMMC NAND Flash	No	Operational iDRAC FW, Lifecycle Controller (LC) USC partition, LC service diags, LC OS drivers, USC firmware
CPU Vcore and VSA Regulators	OTP(one time programmable)	No	Operational parameters
System CPLD RAM	RAM	No	Not utilized
System Memory	RAM	Yes	System OS RAM
Internal USB Key	Flash	Yes	General purpose USB key drive
Trusted Platform Module (TPM)	EEPROM	Yes	Storage of encryption keys
Power Supplies			
PSU FW	Embedded microcontroller flash	No	Power Supply operation, power management data and fault behaviors
4x2.5" Backplane			
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
8x2.5" Backplane			
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
10x2.5" Backplane			

Flash memory	Flash	No	Firmware
Expander FRU image	I2C EEPROM	No	FRU
BP FRU image	I2C EEPROM	No	FRU
PCle SSD Backplane	<u> </u>		<u>'</u>
SEP internal flash	Integrated Flash+EEPROM	No	Firmware + FRU
H710, H810, H710M PERCs			
NVSRAM	NVSRAM	No	Configuration data
FRU	FRU	No	Card manufacturing information
1-Wire EEPROM	1-Wire EEPROM	No	Holds default controller properties/settings
SPD	SPD	No	Memory configuration data
SBR	SBR	No	Bootloader
SPI Flash	SPI Flash	No	FPGA configuration data
Flash	Flash	No	Card firmware
ONFI Backup Flash	ONFI Backup Flash	No	Holds cache data during power loss
SDRAM	SDRAM	No	Cache for HDD I/O
H310, H310M PERCs			
NVSRAM	NVSRAM	No	Configuration data
FRU	FRU	No	Card manufacturing information
1-Wire EEPROM	1-Wire EEPROM	No	Holds default controller properties/settings
SBR	SBR	No	Bootloader
Flash	Flash	No	Card firmware
PCle SSD Extension Card			
Switch Configuration EEPROM	SPI Flash EEPROM	No (requires specialized SW)	Configuration for PLX PCIe switch, setting registers
IDSDM			
SPI Flash	SPI Flash	No	Exclusively used by the controller
MCU	Embedded Flash	FW can be updated via Linux and DOS	Firmware

Item	How is data input to this memory?	How is this memory write protected?	How is the memory cleared?
Planer			
PCH Internal CMOS RAM	BIOS	N/A – BIOS only control	1) Set NVRAM_CLR jumper to clear BIOS configuration settings at boot and reboot system; 2) AC power off system, remove coin cell battery for 30 seconds, replace battery and power back on; 3) restore default configuration in F2 system setup menu.
BIOS SPI Flash	SPI interface via iDRAC	Software write protected	Not possible with any utilities or applications and system is not functional if corrupted/removed.
iDRAC SPI Flash	SPI interface via iDRAC	Embedded iDRAC subsystem firmware actively controls sub area based write protection as needed.	Not completely user clearable; however, user data, lifecycle log and archive, SEL, fw image repository can be cleared via Delete Configuration and Retire System, accessible in Lifecycle Controller interface
BMC EMMC	NAND Flash interface via iDRAC	Embedded FW write protected	Not completely user clearable; however, user data, lifecycle log and archive, SEL, fw image repository can be cleared via Delete Configuration and Retire System, accessible in Lifecycle Controller interface
CPU Vcore and VSA Regulators	Once value are loaded into register space a cmd writes to nvm.	There are passwords for different sections of the register space	Not user clearable
System CPLD RAM	Not utilized	Not accessible	Not accessible
System Memory	System OS	OS Control	Reboot or power down system
Internal USB Key	USB interface via PCH. Accessed via system OS	No write protect	Can be cleared in system OS
Trusted Platform Module (TPM)	Using TPM Enabled operating systems	SW write protected	F2 Setup option

Power Supplies				
PSU FW	Different vendors have different utilities and tools to load the data to memory. It can also be loaded by Dell Update Package from LC or OS (Windows and Linux)	Protected by the embedded microcontroller. Special keys are used by special vendor provided utilities to unlock the ROM with various CRC checks during load.	Not clearable	
4x2.5" Backplane				
SEP internal flash	I2C interface via iDRAC	Program write protect bit	Not user clearable	
8x2.5" Backplane				
SEP internal flash	I2C interface via iDRAC	Program write protect bit	Not user clearable	
10x2.5" Backplane				
Flash memory	Common Flash memory Interface (CFI)	Hardware strapping	Not user clearable	
Expander FRU image	I2C interface via iDRAC	Hardware strapping	Not user clearable	
BP FRU image	I2C interface via iDRAC	Hardware strapping	Not user clearable	
PCle SSD Backplane				
SEP internal flash	I2C interface via iDRAC	Program write protect bit	Not user clearable	
H710, H810, H710M PERC	s			
NVSRAM	ROC writes configuration data to NVSRAM	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
FRU	Programmed at ICT during production.	Not WP	Cannot be cleared with existing tools available to the customer	
1-Wire EEPROM	ROC writes data to this memory	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
SPD	Pre-programmed before assembly	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
SBR	Pre-programmed before assembly	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
SPI Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	

ONFI Backup Flash	FPGA backs up DDR data to this device in case of a power failure	Not WP. Not visible to Host Processor	Flash can be cleared by powering up the card and allowing the controller to flush the contents to VDs. If the VDs are no longer available, cache can be cleared by going into controller bios and selecting Discard Preserved Cache.	
SDRAM	ROC writes to this memory - using it as cache for data IO to HDDs	Not WP. Not visible to Host Processor	Cache can be cleared by powering off the card	
H310, H310M PERCs				
NVSRAM	ROC writes configuration data to NVSRAM	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
FRU	Programmed at ICT during production	Not WP	Cannot be cleared with existing tools available to the customer	
1-Wire EEPROM	ROC writes data to this memory	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
SBR	Pre-programmed before assembly	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
Flash	Pre-programmed before assembly. Can be updated using Dell/LSI tools	Not WP. Not visible to Host Processor	Cannot be cleared with existing tools available to the customer	
PCIe SSD Extension Card				
Switch Configuration EEPROM	The EEPROM image is pre- loaded at factory before assembly. Once assembled on the card, data can be entered via PLX Device Editor or PLX EEP DOS based tool.	Device can be write protected via hardware pin. Alternatively, device contents can be write protected via WPEN bit in status register.	System is not functional as intended if corrupted/removed.	
IDSDM				
SPI Flash	SPI interface via iDRAC	Hardware strapping	Not user clearable	
MCU	USB interface via PCH	N/A	Not user clearable	



NOTE: For any information that you may need, direct your questions to your Dell Marketing contact.